IN THE CLAIMS

Claims 1-10 (Canceled).

- 11 (Currently Amended). A memory cell comprising:
 - a substrate;
 - a phase-change material over said substrate;
- a buried line of a first conductivity type formed in said substrate, said buried line including a more lightly doped region over a more heavily doped region and a more lightly doped region under said more heavily doped region;
- a region of a second conductivity type opposite said first conductivity type over said line and under said phase-change material; and
- a pair of trenches on either side of said buried line extending past said buried line and said region of a second conductivity type into said substrate under said buried line.
- 12 (Original). The memory cell of claim 11 including a dielectric material defining a pore over the substrate, said phase-change material being formed in said pore.
- 13 (Original). The memory cell of claim 12 including a contact layer under said dielectric layer aligned with said pore.
- 14 (Original). The memory cell of claim 13 wherein said lightly doped regions reduce the reverse bias leakage of said line.

Claim 15 (Canceled).

- 16 (Original). The memory cell of claim 11 wherein said line is a wordline that couples to other memory cells.
- 17 (Original). The memory cell of claim 11 wherein said lightly doped regions are N-type material.

- 18 (Original). The memory cell of claim 17 wherein said lightly doped regions are N-regions.
 - 19 (Original). The memory cell of claim 18 wherein said substrate is a P-type substrate.
- 20 (Original). The memory cell of claim 12 wherein said pore is lined with a sidewall spacer.
 - 21 (Currently Amended). An electronic device comprising:
 - a system memory circuit including:
 - a substrate;
 - a phase-change material over said substrate;
- a conductive line of a first conductivity type in said substrate, said line including a more heavily doped region sandwiched between more lightly doped regions, said conductive line providing signals to said phase-change material;
- a region of a second conductivity type between said phase-change material and said conductive line;
- a pair of trenches on either side of said buried line, said trenches extending through said substrate along said conductive line and said region of a second conductivity type into the substrate below said conductive line; and
 - a processor coupled to said system memory circuit.
- 22 (Original). The device of claim 21 wherein said phase-change material forms a memory cell of a storage.
 - 23 (Original). The device of claim 22 wherein said storage is part of a computer.
- 24 (Original). The device of claim 22 including a processor, an interface and a bus coupled to said storage.
 - 25 (Original). The device of claim 22 wherein said conductive line is a buried wordline.

- 26 (Original). The device of claim 25 including a conductive material between said phase-change material and said conductive line.
- 27 (Original). The device of claim 26 wherein said conductive line is formed of a material having a first conductivity type, a material of a second conductivity type being defined in said surface over said conductive line.
- 28 (Original). The device of claim 27 wherein said more heavily doped region is an N+ region and said more lightly doped regions are N- regions.
- 29 (Original). The device of claim 21 wherein said surface includes a semiconductor substrate.
- 30 (Original). The device of claim 29 including an insulator material positioned over said surface and a pore being formed in said insulator material, said phase-change material being formed in said pore.